TITLE OF THE INVENTION

REFLECTIVE LAYER BURIED IN SILICON AND METHOD OF FABRICATION

5

10

15

20

25

30

35

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. Application No. 10/009,386 filed November 5, 2001 entitled, REFLECTIVE LAYER BURIED IN SILICON AND METHOD OF FABRICATION, the whole of which is hereby incorporated by reference herein.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

The present invention was funded in whole or in part by Government Support under Contract Number DAAD17-99-2-0070 awarded by the Army Research Laboratory. The Government has certain rights in the invention.

FIELD AND BACKGROUND OF THE INVENTION

The advent of high speed communications links using chains of photodetectors and emitters has increased the pressure to find a low cost, quantum efficient detector with high speed capability. Silicon has been the material of choice for such detectors. The need for sensitivity implies greater silicon thickness but that is met with increased noise and reduced bandwidth.

The present invention has the goal of providing a buried reflector in a silicon wafer. The buried layer has particular advantage in providing a more cost effective and efficient photodetector assembly using silicon as the light detecting material. Silicon is advantageous because its micromechanical processing is well established and understood, and In the construction of photodetectors of silicon it efficient. is normally desired to overcome the relatively low photon absorption of silicon through the use two reflecting surfaces

-1-

Express Mail Number EV044751255US

separated by the silicon to provide a Fabry-Perot cavity and enhanced sensitivity and selectivity. The realization of such a cavity structure has been hampered by the fact that in conventional silicon processing, the cavity dimensions, which define selectivity and wavelength, have been hard to control.

SUMMARY OF THE INVENTION

The present invention provides a reflective layer buried in silicon. The buried layer is provided as a Distributed Bragg Reflector (DBR). This reflective layer has particular advantage for use in a silicon based photodetector using resonant cavity enhancement of the silicon's basic quantum efficiencies and selectivity using the buried, distributed Bragg reflector (DBR) formed in the silicon cavity.

The DBR is created by bonding of two or more substrates together at a silicon oxide interface or oxide interface. In the former, an hydrogen implant is used to cleave silicon just above the bond line. In the latter, the bonding is at the oxide layers. In the former, after the steps are repeated to achieve a desired number of alternating silicon and oxide layers, a conducting layer is implanted, an epitaxial layer is grown and then another conducting implant. Finally metalizations are applied to and through the surface and a window through the oxide provided for the admittance of light.

In the latter case, two oxide topped wafers are joined, repeatedly to get the desired number of alternating layers. The first bonding has one layer given an implant of a dopant to impart conductivity.

DESCRIPTION OF THE DRAWING

These and other features of the invention are more fully set forth below and in the accompanying drawing of which:

Fig. 1 is a graph illustrating the performance enhancement of a photodetector using the present invention;

Fig. 2 is a diagram of a photodetector structure using a

5

10

15

20

25

30

buried layer according to the invention;

Fig. 3 - 24 illustrate one method of forming the buried layer and its application to a photodetector according to the present invention;

Figs. 25 - 31 illustrate an alternative method of forming a buried layer

Fig. 32 illustrates the invention used with on-chip electronics and optionally in an array of photodetectors.

10 DETAILED DESCRIPTION

5

15

20

25

30

The present invention provides a distributed Bragg reflector (DBR) as a reflective layer in a silicon wafer. The reflective layer is shown in an application for use photodetector assembly. The reflective layer provides for an enhanced Fabry-Perot, resonant cavity response to light. The buried layer comprises alternating silicon dioxide layers which form the distributed Bragg reflector (DBR).

The invention provides a buried DBR reflector which in its application to a photodetector acts to improve the efficiency of a silicon light detector relative to a detector without the buried reflector. Fig. 1 illustrates graphically the improvement in efficiency as а function of the buried reflectance for silicon of different α d (absorption coefficient, silicon depth product) values showing a great improvement over regular or conventional detectors without the buried layer. Fig. 2 illustrates the basic structure of the invention in a photodetector in which a silicon body 12 has a buried DBR layer 14 comprising alternating silicon dioxide 16 and silicon layers 18 spaced to provide a Fabry-Perot cavity in the silicon 12. create a photodetector from the buried DBR 14 a top reflective surface is formed with the interface of the silicon 12 and the air environment.

A preferred method for the fabrication of the buried layer

14 of Fig. 2 is illustrated with respect to Figs. 3 - 13. photodetector application is then illustrated in Figs. 11-24. In Fig. 3 a wafer of silicon 20 has an oxide layer 22 thereon. Dimensions are given in the figures for purposes of an example for a photodetector selected to respond selectively to light distributed around 850 nm (+/- nearly 100 nm), but the invention is not limited to any particular wavelength. In this case the silicon dioxide is 437 nm in depth. Hydrogen atoms implanted through the oxide to form a thin layer 25 at exemplary depth of 611 nm with a dosage of, for example only, to $1 \times 10^{17} \text{cm}^{-2}$ and thus and thus are placed in silicon below the oxide as shown in Fig. 4a. A second silicon body 26 is provided in Fig. 4b and the oxide laver 22 thermally bonded onto the top of this layer 26. The thermal typically at 600 degrees C, cleaves the boundarv between the hydrogen and no hydrogen containing silicon, leaving a 174 nm silicon layer 28 on top of the oxide 24 as shown in Fig. 5. Final bonding at 1000 degrees C is then performed. The top silicon layer 28 is mechanically polished to achieve the result of Fig. 6.

Additional layers are created by continuing the process until the desired layer structure is achieved. Fia. 7 illustrates the provision of a further body of silicon 30 having an oxide layer 32 as shown in Fig. 3. Fig. 8A illustrates the addition of an hydrogen layer 34 as above which is then bonded to the layer of Fig. 6, reproduced as Fig. 8B to achieve the bonded and cleaved wafer of Fig. 9. For the exemplary case of an 850 nm detector, a layering of hydrogenated silicon and oxide layers of 174 and 437 nm thickness is achieved. This can be repeated as many time as desired to achieve a multilayered DBR 35 shown in Fig. 10, but a DBR of two oxide layers (1.5 pairs of silicon and silicon dioxide) has been found to be an advantageous cost/performance compromise. The top layer 34 typically mechanically polished in producing the final wafer of Fig. 10.

5

10

15

20

25

30

The top silicon layer 34 is implanted or otherwise provided with a n+ arsenic doping to provide an n-type semiconductivity to it. On top of it an epitaxial layer 36 is grown, for example, to a depth of 4,826 nm, Fig. 12, and a top layer 38 is oxidized to a depth of 500nm, Fig. 13. Because of the silicon expansion upon oxidation, this leaves 5 μ m of silicon.

The invention thus shown has advantage in being able to produce uniform and accurate thickness of the burried layers insuring uniformity of performance of different units. silicon body can also be manufactured as a single crystal layer as can the intervening silicon layers be made single crystal avoiding optical effects at crystal interfaces. The technique provided above also uses silicon fabrication techniques which are well established and understood. The invention also can create thicknesses of widelt varying relative thickness between the insulator and silicon layers. In particular it is desirable for optimal reflectivity to have them of the same optical path length as above. It is thus possible to achieve high efficiency reflectance with a minimum of layers as discussed elsewhere.

The fabrication of a photodetector using the buried layer of the invention is now illustrated in Figs.14 - 24. Thereafter, and as shown in Fig. 14, the oxide layer 38 is apertured by any well known procedure to expose a surface region 40 of the detector for the admittance of light and a p+ region 42 of dopant created to complete the electrode structure.

To provide electrical connection to the regions 34 and 42, the oxide layer 38 is regrown across the entire detector, Fig. 16, and a small aperture 44 off to the side of the region 42 opened in it. A deep etch 46 is made to a level 48 just above the n+ layer 34, Fig. 18. An n+ dopant is implanted in the region 50 between the opening 46 and the n+ layer 34, as shown in Fig. 20. Next an entire top layer 52 of oxide is grown or otherwise formed on the surface, Fig. 21, and then etched to open accesses 56 and 54 to the regions 50 and 42 respectively as shown in Fig. 22. Metalizations 60 and 58 are then deposited to

5

10

15

20

25

30

provide connection from the regions 50 and 42 to the surface of the oxide layer 52, Fig. 23. Finally as shown in Fig. 24, a light admitting aperture 62 is etched in the oxide layer 52 in the area of region 42 creating an upper reflecting layer and completing the photodetector. A bias source 64 would be provided for operation in light detection, the current drawn thereby being an indication of incident light.

Formation of the DBR layer may alternatively be as shown in Figs. 25 - 31. The process begins with first and second wafers as shown in Figs. 25 and 26. Each has a buried oxide layer, layers 70 and 72 respectively, which is a wafer form generally available in industry. On each, an oxide layer, layers 74 and 76, are formed, all with the exemplary dimensions given for 850 nm sensitivity and selectivity. An n+ dopant is through the layer 76 into a region 80 at an exemplary density of $1X10^{19}$ cm⁻³ of the underlying silicon region 78, Fig. surface oxide is then stripped, a new oxide grown as a wet H_2O process at 950 degrees C for typically ten minutes. The layers 74 and 76 are then brought into contact, Fig. 28, and bonded while being heated to a bonding temperature, Fig. 29. silicon is mechanically etched as by polishing to leave a thin silicon layer, Fig. 29, which is then removed along with the oxide layer 72 leaving a silicon layer 78 on top of structure, Fig. 30. A layer 84 of oxide is then created on the silicon layer 78, Fig. 31, and creation of a top layer electrode and metalization connection can proceed as before.

In Fig. 32 there is shown a silicon chip having a buried device according to the invention used 92. phtotdetector On-chip electronices 94 are provided process signals from and energize the photodetector 92 for the provision of an output signal reflecting incident light. An array of photodetectors 96 can also be provided in association with the electronics 94 to detect light in two dimensions. individual photodetectors may have buried layers of different dimensions tailered to respond to different frequencies of light

5

10

15

20

25

30

as well.

5

10

The various layers described above which are fabricated above the DBR of the invention, or different layers, may be treated with additives of given properties that provide specific frequency characteristics, such as IR sensitivity, photodetector thus formed. These layers may include a SiGe absorption region, SiGe/Si quantum well absortpion region, metal semiconductor internal photoemission (Schottky) type absorption using metal such as Pt, Ir, Pd pr Ni.

It is to be noted that the above described examples use dimensions for wavelengths which are exemplary only and which create no limits on the invention except as claimed.